⚠ This page is served via a proxy. Original site: https://github.com
This service does not collect credentials or authentication data.
Skip to content

Conversation

@wenju-he
Copy link
Contributor

@wenju-he wenju-he commented Jan 15, 2026

Previously implementation uses builtins (e.g. __builtin_amdgcn_flat_atomic_fmax_f64) which is only available in specific ISA, making amdgcn-amd-amdhsa libspirv dependent on overly strict target-cpu/target-features. Switching to generic implementation is portable and doesn't degrade quality.
fpAtomicFunc test in amdgpu_unsafe_atomics.cpp no longer mixes safe and unsafe atomics, so remove it.

This PR also add some missing atomic builtins for amdgcn-amd-amdhsa, e.g. _Z18__spirv_AtomicLoadPU3AS1dii.

This PR is a prep step for removing -mcpu=gfx942 hack for amdgcn.

Previously implementation uses builtins (e.g. __builtin_amdgcn_flat_atomic_fmax_f64)
which is only available in specific ISA, making amdgcn-amd-amdhsa
libspirv dependent on overly strict target-cpu/target-features.
Switching to generic implementation is portable and doesn't degrade quality.

This PR also add some missing atomic builtins for amdgcn-amd-amdhsa,
e.g. _Z18__spirv_AtomicLoadPU3AS1dii.

This PR is a prep step for removing `-mcpu=gfx942` hack for amdgcn.
@wenju-he wenju-he requested a review from a team as a code owner January 15, 2026 23:33
@wenju-he wenju-he requested a review from bratpiorka January 15, 2026 23:33
@wenju-he
Copy link
Contributor Author

@intel/llvm-gatekeepers please merge, thanks

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants